VeriGen: A Large Language Model for Verilog Code Generation

Publication
ACM Transactions on Design Automation of Electronic Systems