<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Brendan Dolan-Gavitt | IsPri UNSW</title><link>https://ispri-unsw.pages.dev/author/brendan-dolan-gavitt/</link><atom:link href="https://ispri-unsw.pages.dev/author/brendan-dolan-gavitt/index.xml" rel="self" type="application/rss+xml"/><description>Brendan Dolan-Gavitt</description><generator>Hugo Blox Builder (https://hugoblox.com)</generator><language>en-us</language><lastBuildDate>Wed, 01 May 2024 00:00:00 +0000</lastBuildDate><image><url>https://ispri-unsw.pages.dev/media/icon_hu_65667889a57295f.png</url><title>Brendan Dolan-Gavitt</title><link>https://ispri-unsw.pages.dev/author/brendan-dolan-gavitt/</link></image><item><title>VeriGen: A Large Language Model for Verilog Code Generation</title><link>https://ispri-unsw.pages.dev/filtered_publication/doi-3643681/</link><pubDate>Wed, 01 May 2024 00:00:00 +0000</pubDate><guid>https://ispri-unsw.pages.dev/filtered_publication/doi-3643681/</guid><description/></item><item><title>VeriGen: A Large Language Model for Verilog Code Generation</title><link>https://ispri-unsw.pages.dev/publication/doi-3643681/</link><pubDate>Wed, 01 May 2024 00:00:00 +0000</pubDate><guid>https://ispri-unsw.pages.dev/publication/doi-3643681/</guid><description/></item></channel></rss>