Baleegh Ahmad | IsPri UNSWhttps://ispri-unsw.pages.dev/author/baleegh-ahmad/Baleegh AhmadHugo Blox Builder (https://hugoblox.com)en-usSat, 01 Nov 2025 00:00:00 +0000https://ispri-unsw.pages.dev/media/icon_hu_65667889a57295f.pngBaleegh Ahmadhttps://ispri-unsw.pages.dev/author/baleegh-ahmad/FLAG: F inding L ine A nomalies (in RTL code) with G enerative AIhttps://ispri-unsw.pages.dev/filtered_publication/doi-3736411/Sat, 01 Nov 2025 00:00:00 +0000https://ispri-unsw.pages.dev/filtered_publication/doi-3736411/FLAG: F inding L ine A nomalies (in RTL code) with G enerative AIhttps://ispri-unsw.pages.dev/publication/doi-3736411/Sat, 01 Nov 2025 00:00:00 +0000https://ispri-unsw.pages.dev/publication/doi-3736411/VeriGen: A Large Language Model for Verilog Code Generationhttps://ispri-unsw.pages.dev/filtered_publication/doi-3643681/Wed, 01 May 2024 00:00:00 +0000https://ispri-unsw.pages.dev/filtered_publication/doi-3643681/VeriGen: A Large Language Model for Verilog Code Generationhttps://ispri-unsw.pages.dev/publication/doi-3643681/Wed, 01 May 2024 00:00:00 +0000https://ispri-unsw.pages.dev/publication/doi-3643681/